

10/20/00  
JC948 U.S. PTO

10-23-00

A

Please type a plus sign (+) inside this box → +

Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. **BGA04US**First Inventor or Application Identifier **KIA SILVERBROOK**Title **INTEGRATED CIRCUIT CARRIER WITH RECESSES**Express Mail Label No. **EK333430505US****APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

- Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
- Specification [Total Pages **10**]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
- Drawing(s) (35 U.S.C. 113) [Total Sheets **11**]
- Oath or Declaration [Total Pages **2**]
  - Newly executed (original or copy)
  - Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

**NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

- If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment  
 Continuation    Divisional    Continuation-in-part (CIP)    of prior application No. \_\_\_\_\_  
*Prior application information: Examiner \_\_\_\_\_*

**For CONTINUATION or DIVISIONAL APPS only:** The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

**17. CORRESPONDENCE ADDRESS**

<input type="checkbox"/> Customer Number or Bar Code Label	<b>24011</b> (Insert Customer No. or Attach bar code label here)		<input type="checkbox"/> or <input type="checkbox"/> Correspondence address below
Name	<b>Kia Silverbrook</b>		
	<b>Silverbrook Research Pty Ltd</b>		
Address	<b>393 Darling Street</b>		
City	<b>Balmain</b>	State	<b>NSW</b>
Country	<b>AUSTRALIA</b>	Telephone	<b>61-2-9818-6633</b>
Fax	<b>61-2-9818-6711</b>		

Name (Print/Type)	<b>Kia Silverbrook</b>	Registration No. (Attorney/Agent)	
Signature	<i>Kia Silverbrook</i>	Date	<b>October 18, 2000</b>

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time required to complete the form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

# FEE TRANSMITTAL

## for FY 2001

Patent fees are subject to annual revision

TOTAL AMOUNT OF PAYMENT (\$ 395

## Complete if Known

Application Number			
Filing Date	Kia Silverbrook		
First Named Inventor			
Examiner Name			
Group Art Unit			
Attorney Docket No.	BGA04US		

## METHOD OF PAYMENT

1.  The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:

Deposit Account Number	
Deposit Account Name	

- Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17  
 Applicant claims small entity status. See 37 CFR 1.27

2.  Payment Enclosed:

- Check  Credit card  Money Order  Other

## FEE CALCULATION

## 1. BASIC FILING FEE

## Large Entity Small Entity

Fee Code (\$)	Fee Code (\$)	Fee Description
101	710	201 <b>355*</b> Utility filing fee

## Fee Paid

355

Fee Code (\$)	Fee Code (\$)	Fee Description
106	320	206 160 Design filing fee

Fee Code (\$)	Fee Code (\$)	Fee Description
107	490	207 245 Plant filing fee

Fee Code (\$)	Fee Code (\$)	Fee Description
108	710	208 355 Reissue filing fee

Fee Code (\$)	Fee Code (\$)	Fee Description
114	150	214 75 Provisional filing fee

SUBTOTAL (1) (\$ 355

## 2. EXTRA CLAIM FEES

Total Claims	12	-20* =	0	X	9	=	0	Extra Claims Fee from below
Independent Claims	1	-3* =	0	X	40	=	0	Fee Paid
Multiple Dependent								

## Large Entity Small Entity

Fee Code (\$)	Fee Code (\$)	Fee Description
103	18	203 9 Claims in excess of 20

Fee Code (\$)	Fee Code (\$)	Fee Description
102	80	202 40 Independent claims in excess of 3

Fee Code (\$)	Fee Code (\$)	Fee Description
104	270	204 355 Multiple dependent claim, if not paid

Fee Code (\$)	Fee Code (\$)	Fee Description
109	80	209 40 ** Reissue independent claims over original patent

Fee Code (\$)	Fee Code (\$)	Fee Description
110	18	210 9 ** Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$ 0

\*For number previously paid, if greater. For Reissues, see above

## FEE CALCULATION (continued)

## 3. ADDITIONAL FEES

Large Entity Small Entity	Fee Code (\$)	Fee Code (\$)	Fee Description	Fee Paid
103 130 205 65			Surcharge - late filing fee or oath	
127 50 227 25			Surcharge - late provisional filing fee or cover sheet	
139 130 139 130			Non-English specification	
147 2,520 147 2,520			For filing a request for ex parte reexamination	
112 920* 112 920*			Requesting publication of SIR prior to Examiner action	
113 1,840* 113 1,840*			Requesting publication of SIR after Examiner action	
115 110 215 55			Extension for reply within first month	
116 390 216 195			Extension for reply within second month	
117 890 217 445			Extension for reply within third month	
118 1,390 218 695			Extension for reply within fourth month	
128 1,890 228 945			Extension for reply within fifth month	
119 310 219 155			Notice of Appeal	
120 310 220 155			Filing a brief in support of an appeal	
121 270 221 132			Request for oral hearing	
138 1,510 138 1,510			Petition to institute a public use proceeding	
140 110 240 55			Petition to revive - unavoidable	
141 1,240 241 620			Petition to revive - unintentional	
142 1,240 242 620			Utility issue fee (or reissue)	
143 440 243 220			Design issue fee	
144 600 244 300			Plant issue fee	
122 130 122 130			Petitions to the Commissioner	
123 50 123 50			Petitions related to provisional applications	
126 240 126 240			Submission of Information Disclosure Stmt	
581 40 581 40			Recording each patent assignment per property (times number of properties)	40
146 710 246 355			Filing a submission after final rejection (37 CFR § 1.129(b))	
149 710 249 355			For each additional invention to be examined (37 CFR § 1.129(b))	
179 710 279 355			Request for Continued Examination (RCE)	
169 900 169 900			Request for expedited examination of a design application	

Other fee (specify) \_\_\_\_\_

Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$ 40

## Complete if applicable

Name (Print/Type)	Kia Silverbrook	Registration No. (Attorney/Agent)		Telephone	+61-2-9818-6633
Signature	<i>Kia</i>			Date	October 18, 2000

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U S Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>STATEMENT CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) &amp; 1.27(c))--SMALL BUSINESS CONCERN</b>		Docket Number (Optional) <b>BGA04US</b>
---	--	--

Applicant, Patentee, or Identifier: ***Silverbrook Research Pty Ltd***

Application or Patent No.: \_\_\_\_\_

Filed or Issued: ***October , 2000***Title: ***INTEGRATED CIRCUIT CARRIER WITH RECESSES***

I hereby state that I am

- the owner of the small business concern identified below;  
 an official of the small business concern empowered to act on behalf of the concern identified below

NAME OF SMALL BUSINESS CONCERN ***Silverbrook Research Pty. Ltd.***ADDRESS OF SMALL BUSINESS CONCERN ***393 Darling Street, Balmain, NSW 2041, Australia***

I hereby state that the above identified small business concern qualifies as a small business concern as defined in 37 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff, 409 Third Street, SW, Washington, DC 20416.

I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in:

- the specification filed herewith with title as listed above.  
 the application identified above.  
 the patent identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

- Each person, concern, or organization having any rights in the invention is listed below:  
 no such person, concern, or organization exists  
 each such person, concern, or organization is listed below.

Separate statements are required from each named person/concern or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

NAME OF PERSON SIGNING ***Kia Silverbrook***

TITLE OF PERSON IF OTHER THAN OWNER \_\_\_\_\_

ADDRESS OF PERSON SIGNING ***393 Darling Street, Balmain, NSW 2041, Australia***SIGNATURE ***Kia*** DATE ***October 18, 2000***

**Title of the Invention**

**INTEGRATED CIRCUIT CARRIER WITH RECESSES**

**Field of the Invention**

This invention relates to integrated circuit packages. More particularly, the invention relates to an integrated circuit carrier with recesses for an integrated circuit package.

5

**Background to the Invention**

Due to the ever-increasing number of connections (pincount) of integrated circuits, the use of ball grid array packages to connect integrated circuits to printed circuit boards is increasing. This facilitates the redistribution of a very fine pitch of flip-chip bump array of the integrated circuit to a much larger pitch ball grid array for attachment to the printed circuit board (PCB).

The carrier is often referred to as an interposer and can be fabricated from different materials such as ceramic, or a plastics material such as bismaleimide triazine (BT).

10 The carrier also functions as a heat sink by removing thermal energy from the integrated circuit by thermal conduction. Accordingly, the carrier is subjected to thermal strains.

15 In addition, an electronic package assembly comprising the integrated circuit, the carrier and the PCB has a number of different materials with different mechanical properties. Complex thermal stresses can occur inside the package during operation due to non-uniform temperature distributions, geometry, material construction and thermal expansion mismatches.

20 Typically, these days the integrated circuit is electrically connected to the carrier by a ball grid array of gold or solder bumps. Similarly, the carrier is electrically connected to the PCB by a further, larger ball grid array of solder balls. The thermo-mechanical stresses are typically severest at the solder ball interfaces between the PCB and the carrier. This can result in shearing of the solder ball connection. The problem is amplified by an increase in edge length of the carrier because of an increase in the thermal strain differences between the PCB and the carrier. An increase in edge length of the carrier is typically associated with an increase in the number of integrated circuit connections and solder balls.

PCT/US2007/035417

Current ball grid array design is, presently, at the limit of reliability for typical integrated circuit pin counts.

Typically, a solder ball has a peak elastic shear strain value of around 0.08%. Computational experiments done by the applicant using a 500 micron thick solid

5 Silicon carrier, 500 micron diameter solder balls at 1 millimeter pitch, a 700 micron thick PCB and a 16 millimeter side silicon chip indicated a peak shear strain value of 1.476% in the outermost ball of the package which is far above the plastic yield value of the solder ball.

10 This result is to be expected as the balls at the outermost edge of the package experience the greatest amount of translational shear.

15 As indicated in the publication of the Assembly and Packaging Section of the International Technology Road Map for Semiconductors, - 1999 Edition, the most recent edition available at the time of filing the present application, in Table 59a at page 217, a pin count of a high performance integrated circuit has of the order of 1800 pins. The technology requirements in the near term, i.e. until the year 2005 indicate that, for high performance integrated circuits, a pin count exceeding 3,000 will be required for which, as the table indicates, there is, to date, no known solution. Similarly, in Table 20 59b of that publication, at page 219, in the longer term, until approximately the year 2014, a pin count for high performance integrated circuit packages of the order of 9,000 will be required. Again, as indicated in the table, there is no known solution for this type of package.

These aspects are the focus of the present invention.

#### **Summary of the Invention**

25 According to the invention there is provided an integrated circuit carrier which includes

a wafer having at least one receiving zone, said at least one receiving zone being demarcated by a bore in the wafer;

30 a plurality of island-defining portions arranged about said at least one receiving zone, at least one island-defining portion having an electrical terminal electrically connected to an electrical contact of said at least one receiving zone; and

a rigidity-reducing arrangement connecting each island-defining portion to each of its neighboring island-defining portions.

In one embodiment of the invention, the bore may be a recess or blind bore defined in the wafer. In another embodiment of the invention, the bore may be a 35 passage or open bore extending through one surface of the wafer to an

opposed surface of the wafer, the electrical contacts being arranged on the wafer about the passage.

In the latter case, the carrier may include a mounting means for mounting the integrated circuit in its associated passage.

5 The island-defining portions and the rigidity-reducing arrangements may be formed by etching the wafer.

The bore may also be etched in the wafer. The bore may be etched in the wafer simultaneously with the etching of the island-defining portions and the rigidity-reducing arrangements.

10 At least in respect of the etch to form the island-defining portions and the rigidity-reducing arrangements, the etch may be a re-entrant etch.

Each rigidity-reducing arrangement may be in the form of a serpentine member.

Each of those island-defining portions bordering their associated receiving zones may be connected to said receiving zone by a secondary rigidity-reducing arrangement.

15 The secondary rigidity-reducing arrangement may comprise a zig-zag element.

The electrical terminal of each island-defining portion may be in the form of a metal pad.

To reduce thermal mismatch between the carrier and the wafer, the wafer may be of the same material as the integrated circuit to have a co-efficient of thermal expansion approximating that of the integrated circuit.

#### **Brief Description of the Drawings**

The invention is now described by way of example with reference to the accompanying diagrammatic drawings in which:-

25 Figure 1 shows a schematic, plan view of part of a conceptual integrated circuit carrier;

Figure 2 shows a plan view of a part of an integrated circuit carrier, in accordance with the invention;

30 Figure 3 shows a perspective, sectional view of part of one embodiment of the integrated circuit carrier;

Figure 4 shows a perspective, sectional view of part of a second embodiment of the integrated circuit carrier;

Figure 5 shows a perspective, sectional view of part of a third embodiment of the integrated circuit carrier;

35 Figure 6 shows a perspective, sectional view of part of a fourth embodiment of the integrated circuit carrier;

Figure 7 shows a sectional, side view of one embodiment of the integrated circuit carrier, in use;

Figure 8 shows a sectional, side view of another embodiment of the integrated circuit carrier, in use;

5 Figure 9 shows, on an enlarged scale, the circled part 'A', of Figure 8;

Figure 10 shows, on an even greater enlarged scale, a sectional side view of part of the integrated circuit carrier;

Figure 11 shows a side view of yet a further embodiment of the integrated circuit carrier;

10 Figure 12 shows a sectional side view of still a further embodiment of the integrated circuit carrier;

Figure 13 shows a multi-chip module based on the integrated circuit carrier; and

Figure 14 shows a sectional side view of the multi-chip module based on the integrated circuit carrier.

15

#### **Detailed Description of the Drawings**

Referring to the drawings, an integrated circuit carrier, in accordance with the invention, is designated generally by the reference numeral 10. An integrated circuit carrier is shown in greater detail in Figure 2 of the drawings.

20 The integrated circuit carrier 10 has a receiving zone 12 for receiving an integrated circuit or chip 14 (Figure 7).

A plurality of island defining portions or islands 16 surround the receiving zone 12. Each island 16 has an electrical terminal 18 thereon to which a solder ball 20 is attach or reflowed.

25

Each island 16 is connected to its neighboring island or islands 16 via a rigidity reducing arrangement in the form of a serpentine member 22. This is shown in greater detail conceptually in Figure 1 of the drawings. As illustrated in Figure 1, each serpentine member 22 serves a spring-like function so that each island 16 has a degree of freedom of movement relative to its neighboring islands 16. Accordingly, the 30 difference in expansion between a printed circuit board 24 (Figures 7 to 9) and the carrier 10 is compensated for by extension or retraction of the relevant serpentine members 22. As a result, the shear strain imparted to the solder balls 20 on the island 16 is considerably reduced and fatigue failure of the solder balls 20 is, correspondingly, reduced.

35

Various embodiments of the carrier 10 are now described with reference to Figures 3 to 6 of the drawings. In Figure 3 of the drawings, the carrier 10 has each

island 16 connected to its neighboring island 16 by a serpentine member 22 which has a single, curved arm 26.

In the embodiment of the invention shown in Figure 4 of the drawings, each serpentine member 22 connects one island 16 to its neighboring island 16 by a pair of parallel arms 28 interconnected by an orthogonal bridging portion 30.

Each serpentine member 22 of the embodiment illustrated in Figure 5 of the drawings connects one island 16 to its neighboring island 16 via an arrangement having three arms 34 extending parallel to each other. Adjacent arms 34 are connected together by an orthogonal bridging portion 32.

In the embodiment illustrated in Figure 6 of the drawings, each serpentine member 22 which connects one island 16 to its neighboring island 16 has five parallel arms 36 with adjacent arms 36 being connected by an orthogonal bridging portion 38.

For ease of explanation, the embodiments illustrated in Figures 3 to 6 of the drawings shall be referred to below as the one arm 26 serpentine member 22, the two arm 28 serpentine member 22, the three arm 34 serpentine member 22, and the five arm 36 serpentine member 22, respectively.

As illustrated more clearly in Figures 7 to 9 of the drawings, those islands 16 surrounding the receiving zone 12 are connected to the receiving zone by a second rigidity reducing arrangement in the form of a zigzag element 40 which further aids in reducing the strain imparted to the solder balls 20.

Also, as illustrated in Figures 7 to 9 of the drawings, the integrated circuit 14 is electrically connected to electrical contacts 42 (Figure 2) in the receiving zone 12 via solder bumps 44.

The carrier 10 is formed from the same material as the integrated circuit 14. Accordingly, the carrier 10 is formed of silicon having an insulating layer of silicon dioxide. The insulating layer also serves as a hard mask for etching the serpentine members 22, as will be discussed in greater detail below.

In the manufacture of the integrated circuit carrier 10, a wafer 46 of silicon is provided. The wafer 46 can be single crystal silicon or polycrystalline silicon.

It is to be noted that the version of the carrier 10 shown in Figure 10 of the drawings is where the receiving zone 12 is on the same side of the carrier 10 as the pads 18 as shown in Figure 7 of the drawings. Where the receiving zone 12 is on an opposite surface of the carrier 10, as shown in Figure 8 of the drawings, the circuitry layer is applied to both sides of the wafer 46. This is shown on a smaller scale in Figure 9 of the drawings. In this embodiment, each track 52 is electrically connected to its associated pad 18 via a plated through hole 58 extending through the wafer 46.

Referring now to Figures 11 and 12 of the drawings, two further embodiments of the carrier 10 are illustrated. With reference to the previous drawings, like reference numerals refer to like parts, unless otherwise specified.

5 In the examples illustrated, the receiving zone 12 is, instead of being demarcated on a surface of the carrier 10, a passage 60 defined through the carrier 10. The integrated circuit 14 is attached to a mounting means or retaining means in the form of a metallic lid 62 which is bonded to one surface of the carrier 10. An opposed surface of the integrated circuit 14 has bond pads for electrically connecting the integrated circuit to the carrier 10. It will be appreciated that, in this embodiment, the electrical contacts are arranged on that part of the carrier 10 surrounding the passage 60. In the embodiment illustrated in Figure 11 of the drawings, the interconnects are wire bonds 64. Either ball or wedge bonds can be used. In the embodiment illustrated in Figure 12 of the drawings, the interconnects are tape automated bond (TAB) films 66 or other planar connections such as beam leads.

10 15 Referring now to Figure 13 of the drawings, a development of the integrated circuit carrier is illustrated and is designated generally by the reference numeral 70. With reference to the previous drawings, like reference numerals refer to like parts, unless otherwise specified.

20 In this embodiment of the invention, the carrier 70 is a multi-chip module substrate 70 carrying a plurality of integrated circuits or chips such as those illustrated at 72, 74 and 76 in Figure 13. The chips 72, 74 and 76 are either carried on the surface of the carrier 70 or, as described above with reference to Figures 10 and 11, the chips are recessed in the carrier 70 as illustrated in Figure 14 of the drawings.

25 30 As indicated above, the serpentine members 22 may have different configurations such as the one arm 26 configuration, the two arm 28 configuration, the three arm 34 configuration or the five arm 36 configuration. Other configurations such as 4 arm or 6 or more arm configurations are also possible using finite element analyses, a results matrix for different carrier implementations, having different forms of serpentine members 22 and different ball arrays was generated. The matrix, which is set out below, contains results for ball grid arrays having rows of one to twenty-four balls, carriers of solid silicon, solid  $\text{Al}_2\text{O}_3$ , solid BT, a one arm 26 serpentine member 22, a two arm 28 serpentine member 22, a three arm 34 serpentine member 22 and a five arm 36 serpentine member.

No. of Balls in Row	1	4	8	16	24	100
Solid Si Interposer			1.08%	1.48%	1.61%	1.01%

Solid Al <sub>2</sub> O <sub>3</sub> Interposer			0.667%	0.953%	1.077%	0.72%
Solid BT Interposer			0.126%	0.149%	0.150%	0.097%
<b>One arm serpentine member</b>			0.103%	0.0903%	0.085%	
<b>Two arm serpentine member</b>	0.47%	0.15%	0.147%	0.136%	0.128%	0.088%
<b>Three arm serpentine member</b>	0.22%	0.082%	0.079%	0.058%	0.056%	
<b>Five arm serpentine member</b>			0.025%	0.025%	0.013%	

As indicated above, the elastic strain limit for solder is around 0.08%. A row of solder balls is defined as from an edge of the receiving zone 12 to the edge of the carrier 10.

5 The results show that the peak solder ball strain value for solid carriers increases with an increasing number of solder balls 20 up to a certain point, due to the cumulative effect of thermo-mechanical strain between the PCB 24 and carrier 10. The solder ball strain actually goes down for the hundred ball implementation, probably due to a change in deflection shape of the solid silicon carrier. Peak strain still occurs in the outermost ball however although it is decreased because differential expansion between the carrier and the PCB is minimised. Also, the peak strain value of the solid carriers, apart from the BT carrier, is still, far in excess of the elastic strain limit for solder.

10 The serpentine member 22 implementations show a decrease in peak solder ball strain with increasing number of solder balls. This is due to the fact that the thermal strain mismatch is distributed over a greater number of solder balls 20 resulting in a deflected shape with less severe gradients. Smaller ball grid arrays, i.e. having fewer balls in a row, exhibit more severe deflection gradients that induce a concentrated load on either the innermost or the outermost solder ball 20.

15 Accordingly, it is a particular advantage of the invention that, due to the reduction of the peak strain with an increasing number of solder balls 20 there is no thermo-mechanical limit to the amount of integrated circuit pin connections. A line of 100 balls on all sides of the receiving zone 12 equates to a ball grid array of more than 40,000 balls, well in excess of expected requirements of 9,000 balls by 2014. Finite element calculations indicate that the peak solder ball strain is less than the elastic limit of solder for carriers with three or more arm serpentine members, with 8 or more rows of balls. As the receiving zone is silicon, and therefore has the same coefficient of thermal expansion as a silicon integrated circuit, the strain on the bump connections from the integrated circuit 14 to the carrier 10 is minimised. This indicates that a silicon BGA with etched compliant regions as described herein can provide a definite

solution to problems of failure from thermal cycling that currently limit the number of connections that can be made between a chip and a PCB using ball grid arrays. Also, as described above, with the provision of the serpentine members 22, a greater surface area is provided which is further enhanced by the re-entrant etch 50 such that the heat sink capability of the carrier 10 is enhanced. This also aids in the increase in the number of solder balls 20 which can constitute the array.

It will be appreciated by persons skilled in the art that numerous variations and/or modifications may be made to the invention as shown in the specific embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects as illustrative and not restrictive.

1 CLAIM:

1. An integrated circuit carrier which includes  
a wafer having at least one receiving zone, said at least one receiving zone being  
demarcated by a bore in the wafer;

5 a plurality of island-defining portions arranged about said at least one receiving  
zone, at least one island-defining portion having an electrical terminal electrically  
connected to an electrical contact of said at least one receiving zone; and  
a rigidity-reducing arrangement connecting each island-defining portion to each  
of its neighboring island-defining portions.

10 2. The carrier of claim 1 in which the bore is a recess defined in the wafer.

3. The carrier of claim 1 in which the bore is a passage extending through the wafer  
from one surface of the wafer to an opposed surface of the wafer, the electrical contacts  
being arranged on the wafer about the passage.

4. The carrier of claim 3 which includes a mounting means for mounting the  
15 integrated circuit in its associated passage.

5. The carrier of claim 1 in which the island-defining portions and the rigidity-  
reducing arrangements are formed by etching the wafer.

6. The carrier of claim 5 in which said bore is also etched in the wafer.

7. The carrier of claim 5 in which the etch is a re-entrant etch.

20 8. The carrier of claim 1 in which each rigidity-reducing arrangement is in the form  
of a serpentine member.

9. The carrier of claim 1 in which each of those island-defining portions bordering  
their associated receiving zones is connected to said receiving zone by a secondary  
rigidity-reducing arrangement.

25 10. The carrier of claim 9 in which the secondary rigidity-reducing arrangement  
comprises a zig-zag element.

11. The carrier of claim 1 in which the electrical terminal of each island-defining  
portion is in the form of a metal pad.

12. The carrier of claim 1 in which the wafer is of the same material as the  
30 integrated circuit to have a co-efficient of thermal expansion approximating that of the  
integrated circuit.

#### **ABSTRACT OF THE DISCLOSURE**

An integrated circuit carrier includes a wafer having a receiving zone. The receiving zone is demarcated by a bore in the wafer. A plurality of island-defining portions is arranged about the receiving zone. Each island-defining portion has an electrical terminal electrically connected to an electrical contact of said at least one receiving zone. A rigidity-reducing arrangement connects each island-defining portion to each of its neighboring island-defining portions.

Figure 11





FIG. 1

FIG. 2






FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

CROSS-REFERENCE TO RELATED APPLICATION




FIG. 12




FIG. 13




FIG. 14

Please type a plus sign (+) inside this box →

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains  
a valid OMB control number.

**DECLARATION FOR UTILITY OR  
DESIGN  
PATENT APPLICATION  
(37 CFR 1.63)**

Declaration Submitted with Initial Filing       Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number	BGA04US
First Named Inventor	KIA SILVERBROOK
<b>COMPLETE IF KNOWN</b>	
Application Number	/
Filing Date	
Group Art Unit	
Examiner Name	

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled,

**INTEGRATED CIRCUIT CARRIER WITH RECESSES**

the specification of which  
 is attached hereto      (Title of the Invention)  
OR  
 was filed on (MM/DD/YYYY)  as United States Application Number or PCT International

Application Number  and was amended on (MM/DD/YYYY)  (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate or 365(a) of any PCT International application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	YES	Certified Copy Attached? NO
			<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>

Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.
<input type="text"/>	<input type="text"/>	

[Page 1 of 2]

Burden Hour Statement. This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.


Please type a plus sign (+) inside this box → 

Approved for use through 9/30/00. OMB 0651-0032

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

## DECLARATION — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as required by 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)			
<input type="checkbox"/> Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.					
As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith. <input type="checkbox"/> Customer Number <input type="text" value="24071"/> → <span style="float: right;">Place Customer Number Bar Code Label here</span> OR <input type="checkbox"/> Registered practitioner(s) name/registration number listed below					
Name	Registration Number	Name	Registration Number		
<input type="checkbox"/> Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.					
Direct all correspondence to: <input checked="" type="checkbox"/> Customer Number <input type="text" value="24071"/> OR <input checked="" type="checkbox"/> Correspondence address below					
Name	Kia Silverbrook				
Address	Silverbrook Research Pty Ltd				
Address	393 Darling Street				
City	Balmain	State	NSW		
Country	Australia	Telephone	61-2-9818-6633		
		ZIP	2041		
		Fax	61-2-9818-6711		
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.					
Name of Sole or First Inventor:		<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name (first and middle [if any])  KIA		Family Name or Surname  SILVERBROOK			
Inventor's Signature				Date	Oct. 18, 2000
Residence, City	Balmain	State	NSW	Country	Australia
Post Office Address	393 Darling Street				
Post Office Address					
City	Balmain	State	NSW	ZIP	2041
				Country	Australia
<input type="checkbox"/> Additional inventors are being named on the _____ supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto					